## ACS APPLIED MATERIALS & INTERFACES

www.acsami.org

# Reliable Nonvolatile Memory Black Phosphorus Ferroelectric Field-Effect Transistors with van der Waals Buffer

Shili Yan,<sup>†,○</sup> Hai Huang,<sup>‡</sup> Zhijian Xie,<sup>†</sup> Guojun Ye,<sup>§</sup> Xiao-Xi Li,<sup>||,⊥</sup> Takashi Taniguchi,<sup>#</sup> Kenji Watanabe,<sup>#</sup> Zheng Han,<sup>||,⊥</sup> Xianhui Chen,<sup>\*,§</sup> Jianlu Wang,<sup>\*,‡</sup> and Jian-Hao Chen<sup>\*,†,∇,○</sup>

<sup>†</sup>International Center for Quantum Materials, Peking University, Beijing 100871, China

\*National Laboratory for Infrared Physics, Shanghai Institute of Technical Physics, Chinese Academy of Sciences, Shanghai 200083, China

<sup>§</sup>Hefei National Laboratory for Physical Science at Microscale and Department of Physics and <sup>||</sup>School of Material Science and Engineering, University of Science and Technology of China, Hefei, Anhui 230026, China

<sup>1</sup>Shenyang National Laboratory for Materials, Institute of Metal Research, Chinese Academy of Sciences, Shenyang 110016, China

<sup>#</sup>National Institute for Materials Science, 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan

<sup>V</sup>Collaborative Innovation Center of Quantum Matter, Beijing 100871, China

<sup>O</sup>Beijing Academy of Quantum Information Sciences, Beijing 100193, China

Supporting Information

ABSTRACT: Two-dimensional material-based ferroelectric field-effect transistors (2D-FeFETs) hold great promise in information storage and processing. However, an often-observed and hard-to-control antihysteresis response of 2D-FeFETs, for example, hysteretic switching of the resistance states of the devices opposite to that of the actual polarization of the ferroelectric dielectric, represents a major issue in the industrial applications of such devices. Here, we demonstrate a van der Waals buffer technique that eliminates anti-hysteresis in black phosphorus (BP) 2D-FeFETs and restores their intrinsic hysteretic behavior. Our modified BP 2D-FeFETs showed outstanding performance including high room-temperature carrier mobility, robust bistable states with fast response to a gate, a large on/off ratio at zero gate voltage, a large and considerably more stable memory window, and a long retention time. During repeated gate operation, the memory window of the buffered



device is ~7000 times more stable than the unbuffered device. Such a method could be crucial in future information technological applications that utilize the intrinsic properties of 2D-FeFETs.

KEYWORDS: black phosphorus, P(VDF-TrFE), nonvolatile ferroelectric memories, field-effect transistors (FETs), anti-hysteresis

## INTRODUCTION

Since the discovery of graphene, two-dimensional (2D) van der Waals materials have attracted significant attention for their unique optical, electrical, mechanical, and thermal properties.<sup>1–8</sup> Black phosphorus (BP), known as phosphorene when thinned down to a single layer, is a 2D semiconductor with a puckered honeycomb structure.<sup>9</sup> Few-layer BP (FLBP) is considered a highly promising candidate for nanoelectronics and optoelectronics applications due to the simultaneous presence of a high on/off ratio, high mobility, and direct band gap in the materials. $^{10-16}$ 

Recently, a surge of interest has been seen in the research of heterostructures of 2D materials and ferroelectric materials for the development of two-dimensional material-based ferroelectric field-effect transistors (2D-FeFETs), which have potential benefits in terms of reduced power consumption, alleviated short channel effects, and faster switching.

Similar to their 3D counterparts, the principles of operation for 2D-FeFETs is the controlled switching of the resistance states (defined as the ON and OFF states) due to the ferroelectric switching of the polarization of the dipole moments in the ferroelectric materials, usually tuned by a large enough coercive gate voltage. For an intrinsic 2D-FeFET, a pronounced hysteresis behavior in the resistance should be observed, which matches the hysteretic behavior in the electrical dipole moment of the ferroelectric layer. However, many studies in 2D-FeFETs show inverse hysteretic behavior in the switching of the resistance states (we shall call it "anti-hysteresis" behavior throughout this paper).<sup>26-30</sup> Besides, the memory window  $V_{\rm Mem}$  of anti-hysteretic 2D-FeFETs usually varies with

Received: August 27, 2019 Accepted: October 21, 2019 Published: October 21, 2019



**Figure 1.** Device structure and anti-hysteretic  $\sigma(V_{tg})$  behavior. (a) Structural information for devices 1-1 to 1-4. Schematic view of devices 1-3 and 1-4 before spin-coating of the P(VDF-TrFE) film (upper panel) and optical image of the devices (lower panel). The scale in the optical image is 5  $\mu$ m. (b) Schematic side view of devices 1-3 and 1-4 after deposition of the top gate. (c) Anti-hysteretic behavior in  $\sigma(V_{tg})$  for devices 1-1 to 1-4 with  $V_{tg}$  max = 40 V.



**Figure 2.** Dynamic response of the anti-hysteretic  $\sigma(V_{tg})$  behavior. (a)  $\sigma(V_{tg})$  curves measured with increasing  $V_{tg_{max}}$  (from 10 to 40 V, in steps of 10 V). Inset shows  $V_{MF}$  and  $V_{MB}$  versus  $V_{tg_{max}}$ . (b)  $\sigma(V_{tg})$  curves measured repeatedly at a fixed  $V_{tg_{max}}$  of 40 V. Inset shows  $V_{MF}$  and  $V_{MB}$  versus  $n_{sweep}$ . (c) Schematics for the physical process of trapping and detrapping of electrons in the BP-P(VDF-TrFE) device: (i) with small  $V_{tg_{max}}$  (ii) with large  $V_{tg_{max}}$  and (iii) after charging the PVDF thin film several times with large  $V_{tg_{max}}$ .

the gate sweeping range and varies with time (see the definition of the memory window in Methods). It is generally believed that the overall gate voltage cycling performance of 2D-FeFETs is a result of the competition between the interfacial charging (extrinsic effects) and the dipole moments exerted by the ferroelectric layer (intrinsic effects). However, the exact nature of the interface charge traps that is responsible for the anti-hysteresis behavior is still in dispute from surface absorbates at the channel/dielectric interface<sup>27–29</sup> to the charge traps present in the ferroelectric materials.<sup>29–31</sup>

Remarkably, a few studies have been carried out on improving the interface conditions and to control the hysteresis direction in 2D-FeFETs.<sup>27,31,32</sup> The uncertainty of the hysteresis direction and its magnitude has been a significant obstacle for technological applications of ferroelectric-gated devices.

#### EXPERIMENTAL SECTION

In this work, we investigated nonvolatile devices based on FLBP using poly(vinylidenefluoride-*co*-trifluoroethylene) [P(VDF-TrFE)] as the ferroelectric gate dielectric. We demonstrate that the injection of

electrons (instead of holes) from the BP channel into the charge traps of P(VDF-TrFE) is the origin of the anti-hysteresis in devices with conventional structures. Furthermore, we develop a van der Waals buffer technique to eliminate the parasitic effects from the charge traps in the P(VDF-TrFE) layer. Our modified BP-P(VDF-TrFE) nonvolatile devices showed outstanding performance including high room-temperature carrier mobility, robust bistable states with fast response to a gate, large on/off ratio at zero gate voltage, a large and considerably more stable memory window, and a long retention time. The experiment shows that the van der Waals buffer technique works well in restoring the intrinsic switching characteristics of BP-P(VDF-TrFE), and the modified BP-P(VDF-TrFE) devices are a strong candidate for future nonvolatile memory devices based on 2D materials.

Anti-Hysteresis in Unbuffered BP-P(VDF-TrFE) 2D-FeFETs. Unbuffered BP-P(VDF-TrFE) 2D-FeFETs, where BP has a direct interface with the P(VDF-TrFE) ferroelectric layer, were fabricated as controlled devices. Such unbuffered devices consist of FLBP as the conduction channel, a ferroelectric top gate, and an ordinary (nonferroelectric) back gate (see details in Methods). Four such devices were made from a single piece of FLBP crystal on a hexagonal boron nitride (BN) substrate or on a SiO<sub>2</sub> substrate, named devices 1-1, 1-2, 1-3, and 1-4. The schematic and optical images of the unbuffered BP 2D-FeFETs are shown in Figure 1a. The schematic side view of the devices after deposition of the top gate is shown in Figure 1b. The thickness of the BP flake was measured by atomic force microscopy (AFM) to be 15 nm for devices 1-1, 1-2, and 1-3, and 25 nm for device 1-4 (see Supporting Information, Figure S1). Figure 1c depicts the conductivity versus top gate voltage curves  $(\sigma(V_{tg}))$  of devices 1-1 to 1-4 when sweeping  $V_{tg}$  in a closed loop (from -40 to 40 V and then from 40 to -40 V). The ferroelectric polarization curve of the P(VDF-TrFE) thin film is provided in Supporting Information, Figure S2. The different line styles in Figure 1c indicate different gate sweeping directions, with the solid lines for  $V_{tg}$  sweeping from negative to positive values (forward sweeps) and the dashed lines for the opposite sweeping direction (backward sweeps). Such line styles will be used throughout this paper. In order to avoid unwanted charge accumulations, when we sweep  $V_{tg}$ ,  $V_{bg}$  is set to zero, and  $V_{tg}$  is set to zero when we sweep  $V_{hg}$  throughout this experiment. As can be seen in Figure 1c, all the unbuffered devices exhibit anti-hysteresis behavior regardless of whether the bottom surface of BP is in contact with BN or SiO2. This is consistent with the competing effects of interface charging and the polarization of the P(VDF-TrFE) layer in these devices. The hysteretic reversal of the electric polarization in the P(VDF-TrFE) layer will cause the normal hysteresis behavior in  $\sigma(V_{\rm tg})$ ; the charge trapping-detrapping process, however, will cause anti-hysteresis behavior in  $\sigma(V_{\rm tg})$ .<sup>33-35</sup> Hence, when the density of the charge traps is large enough, the effect of trapped charges injected from BP dominates, which results in an antihysteretic behavior. Such a mechanism naturally leads to an uncertain magnitude of the anti-hysteretic behavior (depending on the number of populated charge traps) and a relatively slow switching process (as compared to the reversal of the electric dipole moment of the ferroelectric layer<sup>26,36</sup>).

Nature of Charge Traps. In order to determine the nature of the charge traps and the trap charging dynamics in the P(VDF-TrFE) layer, we investigated the dynamic response of the hysteretic behavior on the sweep range (Figure 2a) and on the number of repeated sweeps at a fixed sweep range (Figure 2b). Here, we define the sweep range as  $V_{tg\_max}$  which means that we cycle  $V_{tg}$  in a close loop between  $-V_{tg\_max}$  and  $V_{tg\_max}$ . As can be seen from Figure 2a, the antihysteretic behavior becomes more pronounced with increasing the gate sweep range (from ±10 to ±40 V, in steps of 10 V). Furthermore, the top gate voltage at the minimum conductivity  $(V_M)$  shows systematic changes with an increasing gate sweep range. Here, we define the change of  $V_M$  as  $\Delta V_M = V_M(nth sweep) - V_M(1st sweep)$  and define  $\Delta V_M$  of forward and backward sweeps as  $\Delta V_{MF}$  and  $\Delta V_{MB}$ , respectively. As shown in the inset of Figure 2a, with an increasing gate sweep range, both  $\Delta V_{MF}$  and  $\Delta V_{MB}$  increase with distinctive asymmetry:  $\Delta V_{MB}$  has pronounced and positive depend-

ence on the sweep range (e.g.,  $\Delta V_{\rm MB}(V_{\rm tg\_max}) > 0$ ), while the dependence of  $\Delta V_{\rm MF}$  on  $V_{\rm tg\_max}$  is also positive (e.g.,  $\Delta V_{\rm MF}(V_{\rm tg\_max}) > 0$ ) but much weaker ( $\Delta V_{\rm MB} \gg \Delta V_{\rm MF}$ ).

To understand such behavior, we look into three possible sources that can cause a nonzero  $\Delta V_{M\nu}$ , namely, ferroelectric polarization, interface absorbate-associated charge trapping, and material-specific charge traps. For a ferroelectric layer that is undergoing initial polarization, an increase in  $V_{tg_{max}}$  could indeed cause more polarization in the thin film and thus a nonzero  $\Delta V_{M\nu}$  only if  $V_{tg_{max}} < V_c$ . Here,  $V_c$  is the coercive voltage to completely polarize the ferroelectric thin film. Since  $V_c$  for our 300 nm P(VDF-TrFE) layer is about 22.5 V (ref 18), for  $V_{tg_{max}} > 22.5$  V (as shown in the inset of Figure 2a), we should see no contribution of progressive dipole alignment to  $\Delta V_{M\nu}$  (e.g.,  $\Delta V_M$  should be zero for  $V_{tg_{max}} > V_c$ ). Furthermore, for  $V_{tg_{max}} < V_c$ , we should have  $\Delta V_{MB} < 0$  and  $\Delta V_{MF} > 0$  in this case (in the case of normal hysteresis), which is again different from the experimental data. Thus, the nonzero  $\Delta V_M$  is not from ferroelectric polarization.

For anti-hysteresis caused by the interface absorbate-associated charge trapping,  $V_{\rm M}$  is supposed to respond symmetrically for forward and backward sweeps;<sup>26,29</sup> for example, we should see that  $\Delta V_{\rm MB} > 0$ ,  $\Delta V_{\rm MF} < 0$ , and  $|\Delta V_{\rm MF}| \approx |\Delta V_{\rm MB}|$ , contrary to experimental observation. Thus, the nonzero  $\Delta V_{\rm M}$  is not from the interface absorbate-associated charge trapping either.

Based on the above reasons, the experimentally observed positive and asymmetric  $\Delta V_{\rm MB}$  and  $\Delta V_{\rm MF}$  in our unbuffered BP-P(VDF-TrFE) 2D-FeFETs indicate that the source of anti-hysteresis is the material-specific electron traps (traps that can only be neutral or be negatively charged).<sup>37,38</sup> In such a picture,  $\Delta V_{\rm MB}$  should be a function of  $V_{\rm tg\ max}$  and  $\Delta V_{\rm MF}$  should be independent of  $V_{\rm tg\ max}$  and be close to zero when trapped charge diffusion can be neglected. Indeed, that is what is experimentally observed. The difference in gate voltage of minimum conductance between backward sweeping and forward sweeping in one sweep loop,  $\Delta V_{\min} = V_{MB} - V_{MF}$ , can be used to estimate the effective trap density  $N_{\text{trap}} = C_g \Delta V_{\min}/2e$  where  $C_g$  is the gate capacitance and e is the elementary charge. From Figure 2a, we extract a linear relation between  $\Delta V_{\rm min}$  and  $V_{\rm tg_max}$ :  $\Delta V_{\rm min}$  = 0.55 ×  $V_{\text{tg} \text{max}}$  – 2.75. The trap density can also be calculated as  $N_{\text{trap}}$  = –  $\int_{E_0}^{E_F} D_{\text{trap}}(E) dE$  where  $D_{\text{trap}}(E)$  is the energy-dependent trap density,  $E_0$  is the charge neutrality energy, and  $E_{\rm F}$  is the Fermi energy controlled by  $V_{tg}$ . The linear relation between  $N_{trap}$  and  $V_{tg_{max}}$  implies that  $D_{\text{trap}}$  in P(VDF-TrFE) is a constant of energy level E, similar to the case of SiO<sub>2</sub>.<sup>39</sup> The slight dependence of  $\Delta V_{\rm MF}$  on  $V_{\rm tg_max}$  can be understood as a diffusion process explained in the following paragraph. Figure 2c(i),(ii) shows the schematic physical process of trapping and detrapping of electrons at the BP-P(VDF-TrFE)

interface at small and large  $V_{tg_{max}}$  values, respectively. After the initial  $V_{tg}$  sweeps with increasing  $V_{tg_{max}}$ , we fixed the sweep range at ±40 V and sweep  $V_{tg}$  repeatedly. The response of the device under such a repeated sweeping sequence is shown in Figure 2b. It can be seen that with a fixed  $V_{
m tg_max}$ ,  $\Delta V_{
m MB}$  and  $\Delta V_{
m MF}$  are still positive with each sweep repetition (e.g.,  $\Delta V_{\rm MB}$  ( $n_{\rm sweep}$ ) > 0 and  $\Delta V_{\rm MF}$  $(n_{sweep}) > 0$  where  $n_{sweep}$  is the number of repeated sweeps with  $V_{tg_{max}}$ = 40 V). Contrary to Figure 2a, we see much more changes in the forward sweep:  $\Delta V_{\rm MB}$   $(n_{\rm sweep}) \ll \Delta V_{\rm MF}$   $(n_{\rm sweep})$  (see the inset of Figure 2b). This is consistent with the picture where the electrons diffuse from the surface charge traps to deeper charge traps due to charge density gradient, as illustrated in Figure 2c(iii). Deeper trapped charges are harder to deplete with a negative gate voltage, and given the limited time for  $V_{\rm tg} \ll 0$  during a gate sweep, the total number of populated electron traps in the P(VDF-TrFE) layer increases with each sweep, resulting in a relatively large and positive  $\Delta V_{\rm MF}$  ( $n_{\rm sweep}$ ). On the other hand,  $\Delta V_{\rm MB}$  is largely determined by the accessible surface traps with a certain  $V_{\rm tg\ max}$  (see Figure 2a) and should show weaker dependence on  $n_{\rm sweep}$ . All the above experimental evidence is converging to the ansatz that the charge traps instead of the surface absorbates are responsible for the  $V_{tg max}$ -dependent and timedependent anti-hysteresis observed in our unbuffered BP-P(VDF-TrFE) devices, and the charge traps are electron traps.

**Research Article** 



**Figure 3.** Device structure and  $\sigma(V_{tg})$  curves for device 2. (a) Structural information of devices 2-1 to 2-3. Schematic view of device 2 before spincoating of the P(VDF-TrFE) film (upper panel) and their optical image (lower panel). The scale in the optical image is 10  $\mu$ m. (b) Schematic side view of the BP 2D-FeFET with the ultrathin BN buffer layer. (c) Thicknesses of the channel BP, BN buffer layer, and bottom BN determined by AFM. (d) Red lines: hysteretic  $\sigma(V_{tg})$  loop of device 2-2; blue short lines:  $\sigma(V_{tg})$  with a range of ±0.5 V after a 300 ms pulse of  $V_{tg}$  at -40 V (upper) or at +40 V (lower) to polarize the P(VDF-TrFE) polymer. (e) Anti-hysteresis  $\sigma(V_{tg})$  loops of the unbuffered devices 2-1 and 2-3 from the same FLBP crystal.

Interface Engineering for BP-P(VDF-TrFE) 2D-FeFETs. Since the trapping-detrapping dynamics is relatively slow and produces an anti-hysteresis behavior varying in magnitude, it is highly desirable to minimize the effects of charge traps in future ferroelectric memory devices. We proposed a universal interface engineering technique to eliminate the anti-hysteresis behavior in 2D-FeFETs. The idea is to insert an ultrathin dielectric buffer layer between the conduction channel and the ferroelectric materials. Preferably, the buffer layer has only van der Waals interaction with both the conduction channel and the ferroelectric dielectric. Compared to interfaces with covalent bonding, the number of charge traps in the van der Waals interface is minimal. Such an ultrathin dielectric layer effectively blocks the electron (or hole) injection into the charge traps in the ferroelectric layer while not affecting the electric dipole gating effect. We expect that such interface engineering should restore the intrinsic switching behavior of 2D-FeFETs.

To prove the effectiveness of our method, we fabricated three devices from a single piece of FLBP crystal on BN substrates. These devices were numbered 2-1, 2-2, and 2-3. The schematic view and optical micrograph of the three devices are shown in Figure 3a. The schematic side view of a buffered device is shown in Figure 3b. In device 2-2, we use a piece of ultrathin BN crystal as the buffer dielectric between BP and P(VDF-TrFE) because the integrity of the BN crystal ensures simultaneously a low level of charge traps and a minimal number of pin holes at extremely small thicknesses. As a comparison, part of the same BP flake was fabricated into two unbuffered devices 2-1 and 2-3, which have direct contact with P(VDF-TrFE) (see Figure 3a). The thickness of the BP crystal, BN buffer layer, and bottom BN is approximately 10, 5, and 10 nm, respectively, as determined by AFM (see Figure 3c).

First, the behavior of devices 2-2 (with van der Waals buffer) and 2-3 (without van der Waals buffer) was studied by sweeping the nonferroelectric back gate  $V_{bg}$  before and after the P(VDF-TrFE) dielectric was fabricated on top of the FLBP. We found that the van

der Waals buffer significantly reduces the number of populated charge traps in the device and preserves the mobility of the FLBP conducting channel, even in the case of zero voltage bias between the FLBP and the top (ferroelectric) gate electrode (details in the Supporting Information, section 4).

Second, the nonvolatile hysteretic  $\sigma(V_{tg})$  curves of devices 2-1, 2-2, and 2-3 were examined. For device 2-2 (with van der Waals buffer), a pronounced (normal) hysteresis in  $\sigma(V_{tg})$  was observed, with a bistable state at  $V_{tg} = 0$  V (Figure 3d). The hysteretic behavior can be explained by the retarded dipole reversal of the P(VDF-TrFE) thin film, which is controlled by the top gate voltage.<sup>40</sup> The observed hysteresis character of device 2-2 was not affected by the top gate sweep rate when the sweep range  $V_{tg_{max}} > V_c \approx 22.5$  V (see details in Supporting Information, Figures S5 and S6). The memory window  $V_{Mem}$  is as large as 12.4 V (Figure 3d). The on/off ratio, defined as  $\frac{\Delta\sigma}{\sigma} = \frac{(\sigma_{max} - \sigma_{min})}{\sigma_{min}}$  at  $V_{tg} = 0$  V, is approximately 4100%, an order of magnitude larger than that in graphene.<sup>17,40</sup> The short blue line near  $V_{tg} = 0$  V in Figure 3d is the sheet conductivity measured with a  $V_{tg}$ sweep range of  $\pm 0.5$  V, after a 300 ms pulse polarization voltage of 40 or -40 V.

In stark contrast to device 2-2, unbuffered devices 2-1 and 2-3 showed anti-hysteresis behavior (Figure 3e), which is similar to what was observed in devices 1-1, 1-2, 1-3, and 1-4 as well as in many nonvolatile devices in the literature.<sup>26,28,29</sup> To further confirm our results, we fabricated another two groups of similar devices, and all devices with the van der Waals buffer demonstrated pronounced hysteresis behavior, while poor hysteresis or anti-hysteresis behavior were found in all devices that have direct BP-P(VDF-TrFE) interfaces (as shown in Supporting Information, Figure S7).

All the experimental results above provided consistent and strong evidence that the anti-hysteresis observed in BP-P(VDF-TrFE) 2D-FeFETs was caused by the electron traps presented in the P(VDF-TrFE) film. The ultrathin BN buffer layer works as a barrier, inhibiting the charge injection from the channel BP to the P(VDF-

TrFE) layer while not affecting the dipole gating effect. We also noted interesting features in our data such that the value of the minimum conductance for forward and backward  $V_{\rm tg}$  sweeps is different for the buffered devices (see Figure 3d and Figure S7). Such a phenomenon could be related to contact resistance being modified by the polarization of the ferroelectric layer. Detailed understanding of the contact effect would be an important topic to be studied in future works. We also noted that the apparent slopes at the electron side of the transfer curves for the buffered devices is generally lower than that of the unbuffered devices, which could be jointly influenced by the different location of  $V_{\rm MB}$  as well as the continuous electron charging for the unbuffered device during the forward gate sweep at positive gate voltages.

Although anti-hysteretic FeFETs could in principle provide two logic states, the fairly long response time resulting from the charge trapping–detrapping mechanism and the unstable memory window  $V_{\text{Mem}}$  hampers its applications. Figure 4 shows the time-dependence of



Figure 4. Stability of the memory window of buffered and unbuffered devices. The time-dependence of the memory window  $V_{\text{Mem}}$  for the unbuffered device 1-3 and the buffered device 2-2.

 $V_{\rm Mem}$  for the unbuffered device 1-3 and the buffered device 2-2 when sweeping  $V_{\rm tg}$  repeatedly with  $V_{\rm tg\_max}$  = 40 V. The stability of  $V_{\rm Mem}$  for the buffered device is about 7000 times better than that for the unbuffered device. Here, the stability of  $V_{\rm Mem}$  is expressed as  $|\Delta V_{\rm Mem}|_{\rm max}/\Delta t$  where  $|\Delta V_{\rm Mem}|_{\rm max}$  is the maximum variation of the memory window during the elapsed time  $\Delta t$ .

Figure 5a demonstrates the resistance state retention performance of device 2-2. The current of ON and OFF states ( $I_{ON}$  and  $I_{OFF}$ ) were measured under a source-drain voltage of 5 mV, after a 300 ms pulse of  $V_{tg} = -40$  V (ON state writing pulse) or  $V_{tg} = 40$  V (OFF state

writing pulse). The evolution of  $I_{\rm ON}$  and  $I_{\rm OFF}$  with time is plotted in the log-log scale in Figure 5a. It can be seen that after the  $V_{tg}$  pulse, both I<sub>ON</sub> and I<sub>OFF</sub> entered into asymptotic power-law relaxation with  $I_{\rm ON} \propto t^{-\alpha}$  and  $I_{\rm OFF} \propto t^{-\beta}$  (the red and blue dashed lines in Figure 5a) where the exponents  $\alpha \approx 0.22$  and  $\beta \approx 0.25$  indicate that both relaxations are rather slow and likely from the same origin. Such a slow power-law relaxation shows that the charge trap-detrapping process is negligible in our buffered device.<sup>41</sup> The mechanism behind the relaxation of  $I_{\rm ON}$  and  $I_{\rm OFF}$  is likely the depolarization in the ferroelectric dielectric observed in the literature.<sup>42</sup> It takes about 125 days for  $I_{\rm ON}$  to decay to a value that is two times larger than the initial off current (see the highlighted arrow in Figure 5a), which is quite long, considering that our devices are not specifically optimized for a long retention time. In other words, without optimizing the pulse width, the thickness of the P(VDF-TrFE) layer, and the device area, we already have a 2D-FeFET that has fast program/erase speed and long retention time. This shows that BP-P(VDF-TrFE) FeFETs with the van der Waals buffer are very promising nonvolatile logic memory devices.

Figure 5b shows the bit writing process of device 2-2. To better visualize the bit writing process, we sweep  $V_{tg}$  and measure resistance  $\rho$  continuously. In practical operations, the bit writing can be completed with a simple pulse of  $V_{tg}$ . Basically, a short pulse of 40 V at  $V_{tg}$  can be used to write the 1 state from either the 0 or 1 initial state (Figure 5 b(i),(ii)), and a short pulse of -40 V at  $V_{tg}$  can be used to write 0 or 1 initial state (Figure 5 b(ii),(iiv)).

## RESULTS AND CONCLUSIONS

In conclusion, we have clarified the resistance switching mechanism for unbuffered BP-P(VDF-TrFE) 2D-FeFETs and have identified the dominating factor for the anti-hysteresis behavior to be the electron trapping in the P(VDF-TrFE) layer. We also developed a van der Waals buffer technique to eliminate the parasitic effect of these electron traps and to restore the intrinsic hysteresis behavior for the devices. Note that for 2D-FeFETs with PVDF P(VDF-TrFE) spin-coated on graphene, anti-hysteresis is rarely seen, which points to the possibility that the channel material might affect the properties (e.g., interfacial trap density) of the ferroelectric layer formed on the top. Our buffer method, in this regard, is a universal solution that provides normal hysteresis behavior independent of the type and number of charge traps inside the ferroelectric layer. This method should be broadly applicable to other 2D-FeFET systems and will be crucial in future technological



**Figure 5.** Retention test and logic operation of device 2-2. (a) Retention curves of device 2-2 after the application of 300 ms pulses of  $V_{tg}$  at ±40 V.  $I_{sd}$  was measured at  $V_{tg} = 0$  V and  $V_{sd} = 5$  mV. (b) Bit writing process of device 2-2. Writing "0" by a top gate voltage of -40 V from an initial state of 0 (Figure 5b(i)) and "1" (Figure 5b(ii)); writing 1 by a top gate voltage of 40 V from an initial state of 1 (Figure 5b(iii)) and 0 (Figure 5b(iv)).

applications that aim to utilize the intrinsic properties of 2D-FeFETs for nonvolatile information storage and processing.

## METHODS

The bulk BP crystals were grown by the same method mentioned in ref 13, and the BN crystals were grown by the method described in ref 43. FLBP, ultrathin BN crystals (for the buffer layer), and BN thin films (for the bottom gate substrate) were prepared by the mechanical exfoliation method.  $^{\rm 44}$  The thicknesses of BP and BN were measured using AFM. The dry transfer method<sup>45</sup> was used to fabricate the (ultrathin top BN)/BP/(bottom BN) or BP/(bottom BN) van der Waals heterostructure, which was supported by 500 nm SiO<sub>2</sub>/Si substrates. Standard e-beam lithography was used to pattern electrodes followed by an e-beam evaporation of Cr (6 nm) and Au (65 nm). The P(VDF-TrFE) (70:30 in mol %) thin film was spincoated with a thickness of about 300 nm with the method described in ref 18. Top gate electrodes consisting of 15 nm-thick Al were deposited by e-beam evaporation or thermal evaporation with a shadow mask. The electrical measurements were performed in a probe station with devices in vacuum ( $\sim 2 \times 10^{-5}$  mbar) at room temperature in a two-terminal configuration. A fixed source-drain voltage was applied using a Keithley 2400 source meter. Special attention has been given to protecting the BP flakes from being exposed to ambient conditions. All the sample preparation and device fabrication processes were done in vacuum, an inert atmosphere, or with the sample capped with a protection layer. The protection layer consists of a bilayer of 200 nm PMMA and 200 nm MMA or a layer of 300 nm P(VDF-TrFE) film. The memory window of FeFETs is defined as the threshold voltage shift of forward and backward gate sweeps,<sup>46</sup> and we use the hole side of the ambipolar curve throughout our manuscript for consistency. Threshold voltage can be determined by the constant current method: First, a "threshold current" value is defined; second, a constant bias voltage is applied to the device, and the gate voltage at which the source-drain current reaches the predefined threshold current is called the threshold voltage. To remove variation caused by sample dimension, we used a modified version of the definition in which a threshold conductance is set instead of a threshold current (0.1  $\mu$ S is used, using other small values give a similar conclusion).47

## ASSOCIATED CONTENT

#### **S** Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acsami.9b15457.

AFM figures of device 1; ferroelectric polarization curve of the P(VDF-TrFE) thin film; schematic model of the charge trapping process in BP-P(VDF-TrFE) devices; behavior of devices 2-2 and 2-3 as tuned by  $V_{bg}$  with a normal dielectric; rate dependence of the hysteretic behavior of device 2-2; range dependence of the hysteretic behavior of device 2-2; and hysteretic behavior of devices 3 and 4 (PDF)

## AUTHOR INFORMATION

## **Corresponding Authors**

- \*E-mail: chenxh@ustc.edu.cn (X.C.).
- \*E-mail: jlwang@mail.sitp.ac.cn (J.W.).
- \*E-mail: chenjianhao@pku.edu.cn (J.H.C).

#### ORCID <sup>©</sup>

Jianlu Wang: 0000-0002-5029-8728

## **Author Contributions**

S.L.Y., Z.J.X., and J.-H.C. conceived the experiment. S.L.Y. and Z.J.X. fabricated the black phosphorus devices, performed transport measurements, and analyzed the data. H.H. and J.L.W. helped with the device fabrication and transport

measurements. H.H. and J.L.W. provided the high-quality P(VDF-TrFE) solution and characterized the ferroelectric polarization of the P(VDF-TrFE) film. G.J.Y. and X.H.C. provided high-quality bulk black phosphorus crystals. T.T. and K.W. provided high-quality bulk BN crystals. S.L.Y., Z.J.X., X.-X.L., Z.H., X.H.C., J.L.W., and J.-H.C. discussed the results and analyzed the data. S.L.Y., Z.J.X. Z.H., and J.-H.C. wrote the manuscript, and all authors commented on it.

# Funding

This project has been supported by the National Basic Research Program of China (973 grant nos. 2016YFA0203900 and 2018YFA0305604). S.Y, Z.X., and J.-H.C. acknowledge support from the National Natural Science Foundation of China (NSFC grant nos. 11934001 and 11774010). X.-X.L. and Z.H. acknowledge support from the National Natural Science Foundation of China (NSFC grant no. 11504385). G.J.Y. and X.H.C. acknowledge support from NSFC (grant no. 11534010) and Key Research Program of Frontier Sciences, CAS (grant no. QYZDY-SSW-SLH021). H. H. and J.W. also acknowledge support from the Key Research Project of Frontier Sciences of CAS (grant no. QYZDB-SSW-JSC016). K.W. and T.T. acknowledge support from the Elemental Strategy Initiative conducted by the MEXT, Japan and a Grant-in-Aid for Scientific Research on Innovative Areas "Science of Atomic Layers" from JSPS.

## Notes

The authors declare no competing financial interest.

#### REFERENCES

(1) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Zhang, Y.; Dubonos, S. V.; Grigorieva, I. V.; Firsov, A. A. Electric Field Effect in Atomically Thin Carbon Films. *Science* **2004**, *306*, 666–669.

(2) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Katsnelson, M. I.; Grigorieva, I. V.; Dubonos, S. V.; Firsov, A. A. Two-Dimensional Gas of Massless Dirac Fermions in Graphene. *Nature* **2005**, 438, 197–200.

(3) Zhang, Y.; Tan, Y.-W.; Stormer, H. L.; Kim, P. Experimental Observation of the Quantum Hall Effect and Berry's Phase in Graphene. *Nature* **2005**, *438*, 201–204.

(4) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer Mos<sub>2</sub> Transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.

(5) Splendiani, A.; Sun, L.; Zhang, Y.; Li, T.; Kim, J.; Chim, C.-Y.; Galli, G.; Wang, F. Emerging Photoluminescence in Monolayer Mos<sub>2</sub>. *Nano Lett.* **2010**, *10*, 1271–1275.

(6) Mak, K. F.; He, K.; Shan, J.; Heinz, T. F. Control of Valley Polarization in Monolayer Mos<sub>2</sub> by Optical Helicity. *Nat. Nanotechnol.* **2012**, *7*, 494–498.

(7) Lee, C.; Wei, X.; Kysar, J. W.; Hone, J. Measurement of the Elastic Properties and Intrinsic Strength of Monolayer Graphene. *Science* **2008**, *321*, 385–388.

(8) Balandin, A. A.; Ghosh, S.; Bao, W.; Calizo, I.; Teweldebrhan, D.; Miao, F.; Lau, C. N. Superior Thermal Conductivity of Single-Layer Graphene. *Nano Lett.* **2008**, *8*, 902–907.

(9) Brown, A.; Rundqvist, S. Refinement of the Crystal Structure of Black Phosphorus. *Acta Crystallogr* **1965**, *19*, 684–685.

(10) Liu, H.; Neal, A. T.; Zhu, Z.; Luo, Z.; Xu, X.; Tománek, D.; Ye, P. D. Phosphorene: An Unexplored 2d Semiconductor with a High Hole Mobility. *ACS Nano* **2014**, *8*, 4033–4041.

(11) Takao, Y.; Morita, A. Electronic Structure of Black Phosphorus: Tight Binding Approach. *Physica B+C* **1981**, *105*, 93–98.

(12) Tran, V.; Soklaski, R.; Liang, Y.; Yang, L. Layer-Controlled Band Gap and Anisotropic Excitons in Few-Layer Black Phosphorus. *Phys. Rev. B* **2014**, *89*, 235319.

(13) Li, L.; Yu, Y.; Ye, G. J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X. H.; Zhang, Y. Black Phosphorus Field-Effect Transistors. *Nat. Nanotechnol.* **2014**, *9*, 372–377.

(15) Li, L.; Ye, G. J.; Tran, V.; Fei, R.; Chen, G.; Wang, H.; Wang, J.; Watanabe, K.; Taniguchi, T.; Yang, L.; Chen, X. H.; Zhang, Y. Quantum Oscillations in a Two-Dimensional Electron Gas in Black Phosphorus Thin Films. *Nat. Nanotechnol.* **2015**, *10*, 608–613.

(16) Li, L.; Yang, F.; Ye, G. J.; Zhang, Z.; Zhu, Z.; Lou, W.; Zhou, X.; Li, L.; Watanabe, K.; Taniguchi, T.; Chang, K.; Wang, Y.; Chen, X. H.; Zhang, Y. Quantum Hall Effect in Black Phosphorus Two-Dimensional Electron System. *Nat. Nanotechnol.* **2016**, *11*, 593–597.

(17) Zheng, Y.; Ni, G.-X.; Toh, C.-T.; Tan, C.-Y.; Yao, K.; Özyilmaz, B. Graphene Field-Effect Transistors with Ferroelectric Gating. *Phys. Rev. Lett.* **2010**, *105*, 166602.

(18) Wang, X.; Wang, P.; Wang, J.; Hu, W.; Zhou, X.; Guo, N.; Huang, H.; Sun, S.; Shen, H.; Lin, T.; Tang, M.; Liao, L.; Jiang, A.; Sun, J.; Meng, X.; Chen, X.; Lu, W.; Chu, J. Ultrasensitive and Broadband Mos<sub>2</sub> Photodetector Driven by Ferroelectrics. *Adv. Mater.* **2015**, *27*, 6575–6581.

(19) Lee, Y. T.; Kwon, H.; Kim, J. S.; Kim, H.-H.; Lee, Y. J.; Lim, J. A.; Song, Y.-W.; Yi, Y.; Choi, W.-K.; Hwang, D. K.; Im, S. Nonvolatile Ferroelectric Memory Circuit Using Black Phosphorus Nanosheet-Based Field-Effect Transistors with P(Vdf-Trfe) Polymer. *ACS Nano* **2015**, *9*, 10394–10401.

(20) Si, M.; Liao, P.-Y.; Qiu, G.; Duan, Y.; Ye, P. D. Ferroelectric Field-Effect Transistors Based on Mos<sub>2</sub> and Cuinp<sub>2</sub>s<sub>6</sub> Two-Dimensional Van Der Waals Heterostructure. *ACS Nano* **2018**, *12*, 6700–6705.

(21) Bertolazzi, S.; Bondavalli, P.; Roche, S.; San, T.; Choi, S.-Y.; Colombo, L.; Bonaccorso, F.; Samorì, P. Nonvolatile Memories Based on Graphene and Related 2d Materials. *Adv. Mater.* **2019**, *31*, 1806663.

(22) Wang, J.; Hu, W. Recent Progress on Integrating Two-Dimensional Materials with Ferroelectrics for Memory Devices and Photodetectors. *Chin. Phys. B* **2017**, *26*, 037106.

(23) Kim, W. Y.; Kim, H.-D.; Kim, T.-T.; Park, H.-S.; Lee, K.; Choi, H. J.; Lee, S. H.; Son, J.; Park, N.; Min, B. Graphene–Ferroelectric Metadevices for Nonvolatile Memory and Reconfigurable Logic-Gate Operations. *Nat. Commun.* **2016**, *7*, 10429.

(24) Ko, C.; Lee, Y.; Chen, Y.; Suh, J.; Fu, D.; Suslu, A.; Lee, S.; Clarkson, J. D.; Choe, H. S.; Tongay, S.; Ramesh, R.; Wu, J. Ferroelectrically Gated Atomically Thin Transition-Metal Dichalcogenides as Nonvolatile Memory. *Adv. Mater.* **2016**, *28*, 2923–2930.

(25) Zafar, Z.; Zafar, A.; Wang, W.-H.; Liu, M.-Y.; Ni, Z.-H.; You, Y.-M. Nonvolatile Memory Based on Molecular Ferroelectric/ Graphene Field Effect Transistor. *ACS Appl. Mater. Interfaces* **2018**, *10*, 39187–39193.

(26) Lipatov, A.; Fursina, A.; Vo, T. H.; Sharma, P.; Gruverman, A.; Sinitskii, A. Polarization-Dependent Electronic Transport in Graphene/Pb(Zr,Ti)O<sub>3</sub> Ferroelectric Field-Effect Transistors. *Adv. Electron. Mater.* **2017**, *3*, 1700020.

(27) Baeumer, C.; Rogers, S. P.; Xu, R.; Martin, L. W.; Shim, M. Tunable Carrier Type and Density in Graphene/Pbzr<sub>0.2</sub>ti<sub>0.8</sub>o<sub>3</sub> Hybrid Structures through Ferroelectric Switching. *Nano Lett.* **2013**, *13*, 1693–1698.

(28) Hong, X.; Hoffman, J.; Posadas, A.; Zou, K.; Ahn, C. H.; Zhu, J. Unusual Resistance Hysteresis in N-Layer Graphene Field Effect Transistors Fabricated on Ferroelectric  $Pb(Zr_{0.2}ti_{0.8})O_3$ . *Appl. Phys. Lett.* **2010**, *97*, 033114.

(29) Yusuf, M. H.; Nielsen, B.; Dawber, M.; Du, X. Extrinsic and Intrinsic Charge Trapping at the Graphene/Ferroelectric Interface. *Nano Lett.* **2014**, *14*, 5437–5444.

(30) Song, E. B.; Lian, B.; Kim, S. M.; Lee, S.; Chung, T.-K.; Wang, M.; Zeng, C.; Xu, G.; Wong, K.; Zhou, Y.; Rasool, H. I.; Seo, D. H.; Chung, H.-J.; Heo, J.; Seo, S.; Wang, K. L. Robust Bi-Stable Memory Operation in Single-Layer Graphene Ferroelectric Memory. *Appl. Phys. Lett.* **2011**, *99*, 042109.

(31) Lakshmi Ganapathi, K.; Rath, M.; Ramachandra Rao, M. S. Polarization Induced Switching in Pzt Back Gated Multilayer Mos<sub>2</sub> Fets for Low Power Non-Volatile Memory. Semicond. Sci. Technol. 2019, 34, 055016.

(32) Lee, W.; Kahya, O.; Toh, C. T.; Özyilmaz, B.; Ahn, J. H. Flexible Graphene-Pzt Ferroelectric Nonvolatile Memory. *Nanotechnology* **2013**, *24*, 475202.

(33) Wang, H.; Wu, Y.; Cong, C.; Shang, J.; Yu, T. Hysteresis of Electronic Transport in Graphene Transistors. *ACS Nano* **2010**, *4*, 7221–7228.

(34) Kim, W.; Javey, A.; Vermesh, O.; Wang, Q.; Li, Y.; Dai, H. Hysteresis Caused by Water Molecules in Carbon Nanotube Field-Effect Transistors. *Nano Lett.* **2003**, *3*, 193–198.

(35) Fuhrer, M. S.; Kim, B. M.; Dürkop, T.; Brintlinger, T. High-Mobility Nanotube Transistor Memory. *Nano Lett.* **2002**, *2*, 755–759.

(36) Furukawa, T.; Johnson, G. E. Measurements of Ferroelectric Switching Characteristics in Polyvinylidene Fluoride. *Appl. Phys. Lett.* **1981**, 38, 1027–1029.

(37) Baeg, K.-J.; Khim, D.; Jung, S.-W.; Kang, M.; You, I.-K.; Kim, D.-Y.; Facchetti, A.; Noh, Y.-Y. Remarkable Enhancement of Hole Transport in Top-Gated N-Type Polymer Field-Effect Transistors by a High-K Dielectric for Ambipolar Electronic Circuits. *Adv. Mater.* **2012**, *24*, 5433–5439.

(38) Li, J.; Neo, Y.; Mimura, H.; Omote, K.; Yokoo, K. Electron Emission from Ferroelectric Copolymer Thin Films of Vinylidene Fluoride and Trifluoroethylene. *Appl. Phys. Lett.* **2006**, *89*, 222907.

(39) Mao, D.-c.; Wang, S.-q.; Peng, S.-a.; Zhang, D.-y.; Shi, J.-y.; Huang, X.-n.; Asif, M.; Jin, Z. The Two Timescales in the Charge Trapping Mechanism for the Hysteresis Behavior in Graphene Field Effect Transistors. *J. Mater. Sci.: Mater. Electron.* **2016**, *27*, 9847–9852.

(40) Zheng, Y.; Ni, G.-X.; Toh, C.-T.; Zeng, M.-G.; Chen, S.-T.; Yao, K.; Özyilmaz, B. Gate-Controlled Nonvolatile Graphene-Ferroelectric Memory. *Appl. Phys. Lett.* **2009**, *94*, 163505.

(41) Zhou, T.-c.; Chen, G.; Liao, R.-j.; Xu, Z. Charge Trapping and Detrapping in Polymeric Materials: Trapping Parameters. *J. Appl. Phys.* **2011**, *110*, 043724.

(42) Kim, D. J.; Jo, J. Y.; Kim, Y. S.; Chang, Y. J.; Lee, J. S.; Yoon, J.-G.; Song, T. K.; Noh, T. W. Polarization Relaxation Induced by a Depolarization Field in Ultrathin Ferroelectric Batio<sub>3</sub> Capacitors. *Phys. Rev. Lett.* **2005**, *95*, 237602.

(43) Taniguchi, T.; Watanabe, K. Synthesis of High-Purity Boron Nitride Single Crystals under High Pressure by Using Ba-Bn Solvent. *J. Cryst. Growth* **200**7, 303, 525–529.

(44) Castellanos-Gomez, A.; Vicarelli, L.; Prada, E.; Island, J. O.; Narasimha-Acharya, K. L.; Blanter, S. I.; Groenendijk, D. J.; Buscema, M.; Steele, G. A.; Alvarez, J. V.; Zandbergen, H. W.; Palacios, J. J.; van der Zant, H. S. J. Isolation and Characterization of Few-Layer Black Phosphorus. 2D Mater. **2014**, *1*, No. 025001.

(45) Wang, L.; Meric, I.; Huang, P. Y.; Gao, Q.; Gao, Y.; Tran, H.; Taniguchi, T.; Watanabe, K.; Campos, L. M.; Muller, D. A.; Guo, J.; Kim, P.; Hone, J.; Shepard, K. L.; Dean, C. R. One-Dimensional Electrical Contact to a Two-Dimensional Material. *Science* **2013**, *342*, 614–617.

(46) Sze, S. M.; Ng, K. K. Physics of Semiconductor Devices; John wiley & sons: New York, 2006.

(47) Ortiz-Conde, A.; Sánchez, F. J. G.; Liou, J. J.; Cerdeira, A.; Estrada, M.; Yue, Y. A Review of Recent Mosfet Threshold Voltage Extraction Methods. *Microelectron. Reliab.* **2002**, *42*, 583–596.